Altera, Calling the Action in the Greatest Semiconductor Rivalry'. ^ 'Xilinx Vivado Design Suite Now Available in WebPACK Edition'.^ a b 'Xilinx and its Ecosystem Demonstrate All Programmable and Smarter Vision Solutions at ISE 2015'.'FPGAs Cool Off the Datacenter, Xilinx Heats Up the Race'. ^ 'Vivado Design Suite Evaluation and WebPACK'.^ a b Vivado Design Suite User Guide: Release Notes, Installation, and Licensing (UG973) (v2022.1), April 26, 2022, Xilinx.^ a b c 'Xilinx Inc, Form 8-K, Current Report, Filing Date Apr 25, 2012'.For development targeting older Xilinx's devices and CPLDs, the already discontinued Xilinx ISE has to be used. Vivado supports Xilinx's 7-series and all the newer devices (UltraScale and UltraScale+ series).

All of Vivado's underlying functions can be invoked and controlled via Tcl scripts. Tcl is the scripting language on which Vivado itself is based. The Vivado Tcl Store is a scripting system for developing add-ons to Vivado, and can be used to add and modify Vivado's capabilities. The Integrator is also tuned for MathWorks Simulink designs built with Xilinx's System Generator and Vivado High-Level Synthesis. The Vivado IP Integrator allows engineers to quickly integrate and configure IP from the large Xilinx IP library. It is a compiled-language simulator that supports mixed-language, Tcl scripts, encrypted IP and enhanced verification. The Vivado Simulator is a component of the Vivado Design Suite. OpenCL kernels are programs that execute across various CPU, GPU and FPGA platforms. Vivado 2014.1 introduced support for automatically converting OpenCL kernels to IP for Xilinx devices. Vivado HLS is widely reviewed to increase developer productivity, and is confirmed to support C++ classes, templates, functions and operator overloading. The Vivado High-Level Synthesis compiler enables C, C++ and SystemC programs to be directly targeted into Xilinx devices without the need to manually create RTL. A free version WebPACK Edition of Vivado provides designers with a limited version of the design environment. Vivado includes electronic system level (ESL) design tools for synthesizing and verifying C-based algorithmic IP standards based packaging of both algorithmic and RTL IP for reuse standards based IP stitching and systems integration of all types of system building blocks and the verification of blocks and systems. Vivado was introduced in April 2012, and is an integrated design environment (IDE) with system-to-IC level tools built on a shared scalable data model and a common debug environment.

Xilinx vivado download